Improvevement of Fitch function for Maximum Parsimony in Phylogenetic Reconstruction with Intel AVX2 assembler instructions
Jean-Michel Richer

To cite this version:
Jean-Michel Richer. Improvevement of Fitch function for Maximum Parsimony in Phylogenetic Reconstruction with Intel AVX2 assembler instructions. [Research Report] Non spécifié. 2013, pp.7. hal-03256210

HAL Id: hal-03256210
https://univ-angers.hal.science/hal-03256210
Submitted on 10 Jun 2021

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Technical Report

Improvement of Fitch function for Maximum Parsimony in Phylogenetic Reconstruction
with Intel AVX2 assembler instructions

Research Lab: LERIA

TR20130624-1
Version 1.0
24 June 2013

JEAN-MICHEL RICHER
Office: H206
Address: 2 Boulevard Lavoisier, 49045 Angers Cedex 01
Phone: (+33) (0)2-41-73-52-34
Email: jean-michel.richer@univ-angers.fr
Abstract

The Maximum Parsimony problem aims at reconstructing a phylogenetic tree from DNA, RNA or protein sequences while minimizing the number of evolutionary changes. Much work has been devoted by the Computer Science community to solve this NP-complete problem and many techniques have been used or designed in order to decrease the computation time necessary to obtain an acceptable solution. In this paper we report an improvement of the evaluation of the Fitch function for Maximum Parsimony using AVX2 assembler instruction of Intel\textsuperscript{TM} processors.

1 Introduction

This report is an extension of the technical report TR20080428-1 by the same author. We give here a new version of the assembler code and we have performed some tests on an Intel Haswell processor to verify if the AVX2 assembler instruction set gave any improvement over SSE2. For more details we refer the reader to the technical report TR20080428-1.

1.1 Software improvement using AVX2 instructions

The release of the new Haswell architecture of Intel processor in June 2013 led to the introduction of AVX2 (Advanced Vector Extensions, version 2) assembler instructions. With AVX, introduced in 2008, the width of the SIMD registers is increased from 128 bits to 256 bits and the SSE registers $\text{xmm0-xmm15}$ are renamed to $\text{ymm0-ymm15}$ for a 64 bits architecture.

AVX2 extensions like SSE2 (Streaming SIMD Extensions) instructions of modern x86 processors (Intel, AMD) help vectorize the code, i.e. apply the same instruction on multiple data at the same time consequently reducing the overall execution time.

In our implementation of phylogenetic reconstruction with Maximum Parsimony using Fitch criterion, the main function that benefits from the use of vectorization is the computation of a hypothetical parsimony sequence from two existing sequences. The C code of this function is given figure 1 and takes as input two sequences $x$ and $y$ of a given size. The outputs are the hypothetical taxon $z$ and the number of changes (or differences) returned by the function.

```c
int fitch(char x[], char y[], char z[], int size) {
    int i, changes=0;
    for (i = 0; i < length; ++i) {
        z[i] = x[i] & y[i];
        if (z[i] == 0) {
            ++changes;
            z[i] = x[i] | y[i];
        }
    }
    return changes;
}
```

Figure 1: Fitch Parsimony function

Modern compiler (gcc GNU, icc Intel) are not able to vectorize the code of this function efficiently if no implementation specific information is provided. It is then necessary to code the function in assembler to get a significant improvement during the execution of the program.

The implementation with AVX2 is nearly the same as the one given in report TR20080428-1 for SSE2:

1. we first load into registers $\text{ymm0}$ and $\text{ymm1}$ the first 32 bytes of each taxon ($x$ and $y$)

2. in $\text{ymm2}$ and $\text{ymm3}$, we respectively compute the binary-AND and the binary-OR of $\text{ymm0}$ and $\text{ymm1}$ using instructions \textit{vpand} and \textit{vpor} (for parallel AND and parallel OR).
3. then, we compare $ymm2$ with a vector of zero using the instruction $\text{vpcmpeqb}$ (which performs a parallel comparison of each byte of two ymm registers) in order to determine which bytes of $ymm3$ will replace the zero values of $ymm2$. The result is stored in register $ymm5$. The result of $\text{vpcmpeqb}$ is such that $ymm5[i] = 0$, if originally $ymm2[i] = 0$ otherwise $ymm5[i] = 255$.

4. as a consequence, we can use $ymm5$ and combine it with $ymm2$ and $ymm3$ to get the final result of taxon $z$ by calculating: $(ymm5 \& ymm3) | (\text{NOT}(ymm5) \& ymm2)$. This process is repeated every 32 bytes until we reach the last bytes of the taxa.

5. when the size of the taxa is not a multiple of 32, the last part of the taxon $z$ is computed using a traditional implementation which treats one byte at a time.

The number of changes is evaluated using the POPCNT (for POPulation Count) instruction which counts the number of bits set to 1 in a general purpose register. Note also that we take advantage of AVX2 by using the $\text{vpcmpeqb}$ on a ymm register which compares in parallel the 32 bytes of two ymm registers.

An overview of the assembler code is given figure 2:

```
1. pxor ymm4, ymm4 ; initialize ymm4 with 0 for comparison
2. vmovdqa ymm0, [ebx] ; load x[ebx+0:31] into ymm0
3. vmovdqa ymm1, [esi] ; load y[esi+0:31] into ymm1
4. vpand ymm2, ymm0, ymm1 ; ymm2 ← ymm0 & ymm1
5. vpor ymm3, ymm0, ymm1 ; ymm3 ← ymm0 | ymm1
6. vpcmpeqb ymm5, ymm4, ymm2 ; compare ymm2 to ymm4 (AVX2)
7. vpmovmskb edx, ymm5 ; store in ymm5 and put number of bits in edx
8. popcnt edx, edx ; use popcnt to compute number of bits
9. add eax, edx ; add to eax which records number of changes
10. vpblendvb ymm0, ymm2, ymm3, ymm5 ; compute result
11. vmovdqa [edi], ymm0 ; store in z[edi+0:31]
```

Figure 2: Translation of the Fitch parsimony function (see fig. 1) in assembler x86 32 bits using AVX2 instructions.

In our implementation we use a special instruction called $\text{vpblendvb}$ which is equivalent to three instructions (see figure 3). We also use loop unrolling of 4, which means that we can unroll the loop 4 times in order to treat $4 \times 32$ elements in one iteration.

```
1. vpand ymm0, ymm3, ymm5 ; ymm0 ← (ymm0 | ymm1) & ymm5
2. vpandn ymm1, ymm5, ymm2 ; ymm1 ← (ymm0 & ymm1) & -ymm5
3. vpor ymm0, ymm0, ymm1 ; ymm0 ← ymm0 | ymm1
```

Figure 3: Equivalence of the $\text{vpblendvb}$ instruction

## 2 Benchmark and results

To assess the performance of our AVX2 implementation we have designed a simple benchmark. The benchmark consists in a loop executed 200,000 times on a set of 100 sequences for different sizes (127, 255, ..., 4095). We apply the Fitch function between the sequences. Sequences are dynamically allocated using $\text{mm_malloc}$ and are aligned on a 32 bytes boundary, i.e. the addresses of the memory blocks allocated are a multiple of 32. The benchmark was compiled and run under Ubuntu 13.04 32 and 64 bits versions.

### 2.1 Results On Intel i5 4570 Haswell

We have implemented the AVX2 version of the Fitch function and compared it to the SSE2 version released in 2008. Results were obtained on an Intel Core™ i5 4570 CPU running at 3.20GHz that imple-
ments AVX2. Table 1 compares the basic C implementation compiled with gcc (-O2 -funroll-loops --param max-unroll-times=8 -ftree-vectorize -msse2 -ftr eel-loop-optimize) to the assembler SSE2 and AVX2 implementations on a 32 bits architecture. Table 2 reports results for a 64 bits architecture. All the SSE2 and AVX2 implementation use the POPCNT function and have been compiled using NASM 2.10.07, the Netwide Assembler (http://www.nasm.us).

In both cases, columns %sse2 and %avx2 reports the improvement in percentage compared to the C implementation for different size of taxa that range from 127 to 4095 residues.

<table>
<thead>
<tr>
<th>size</th>
<th>C (s)</th>
<th>sse2 (s)</th>
<th>%sse2</th>
<th>avx2 (s)</th>
<th>%avx2</th>
</tr>
</thead>
<tbody>
<tr>
<td>127</td>
<td>2.620</td>
<td>0.800</td>
<td>69.47%</td>
<td>0.760</td>
<td>70.99%</td>
</tr>
<tr>
<td>255</td>
<td>7.740</td>
<td>0.970</td>
<td>87.47%</td>
<td>0.850</td>
<td>89.02%</td>
</tr>
<tr>
<td>511</td>
<td>20.900</td>
<td>1.320</td>
<td>93.68%</td>
<td>1.040</td>
<td>95.02%</td>
</tr>
<tr>
<td>1023</td>
<td>47.060</td>
<td>2.050</td>
<td>95.64%</td>
<td>1.390</td>
<td>97.05%</td>
</tr>
<tr>
<td>2047</td>
<td>98.330</td>
<td>3.650</td>
<td>96.29%</td>
<td>2.140</td>
<td>97.82%</td>
</tr>
<tr>
<td>4095</td>
<td>198.330</td>
<td>6.520</td>
<td>96.71%</td>
<td>3.920</td>
<td>98.02%</td>
</tr>
</tbody>
</table>

Table 1: Results on a 32 bits architecture of the execution of the benchmark with C, SSE2 and AVX2 implementations for a Core i5 4570 and compiled with gcc 4.7

<table>
<thead>
<tr>
<th>size</th>
<th>C</th>
<th>sse2 (s)</th>
<th>%sse2</th>
<th>avx2 (s)</th>
<th>%avx2</th>
</tr>
</thead>
<tbody>
<tr>
<td>127</td>
<td>1.650</td>
<td>0.650</td>
<td>60.61%</td>
<td>0.580</td>
<td>64.85%</td>
</tr>
<tr>
<td>255</td>
<td>6.080</td>
<td>0.810</td>
<td>86.68%</td>
<td>0.650</td>
<td>89.31%</td>
</tr>
<tr>
<td>511</td>
<td>18.500</td>
<td>1.160</td>
<td>93.73%</td>
<td>0.850</td>
<td>95.41%</td>
</tr>
<tr>
<td>1023</td>
<td>43.120</td>
<td>1.890</td>
<td>95.62%</td>
<td>1.260</td>
<td>97.08%</td>
</tr>
<tr>
<td>2047</td>
<td>90.630</td>
<td>3.420</td>
<td>96.23%</td>
<td>1.950</td>
<td>97.85%</td>
</tr>
<tr>
<td>4095</td>
<td>184.000</td>
<td>6.420</td>
<td>96.51%</td>
<td>3.750</td>
<td>97.96%</td>
</tr>
</tbody>
</table>

Table 2: Results on a 64 bits architecture of the execution of the benchmark with C, SSE2 and AVX2 implementations for a Core i5 4570 and compiled with gcc 4.7

From the results obtained we can make the following comments:

- for the C, SSE2, AVX2 implementations, the 64 bits version is faster than the 32 bits version,
- the AVX2 assembler version is the fastest compared to C and SSE2 implementation

### 2.2 Result on Intel i5 3570 Ivy Bridge

The Intel Core™ i5 3570k CPU @ 3.40GHz does not implement AVX2, but only AVX, so we have decided to compare the results of the C and SSE2 implementations.

<table>
<thead>
<tr>
<th>size</th>
<th>C</th>
<th>sse2</th>
<th>%sse2</th>
</tr>
</thead>
<tbody>
<tr>
<td>127</td>
<td>3.840</td>
<td>0.920</td>
<td>76.04%</td>
</tr>
<tr>
<td>255</td>
<td>10.780</td>
<td>1.120</td>
<td>89.61%</td>
</tr>
<tr>
<td>511</td>
<td>22.790</td>
<td>1.540</td>
<td>93.04%</td>
</tr>
<tr>
<td>1023</td>
<td>48.390</td>
<td>1.240</td>
<td>95.91%</td>
</tr>
<tr>
<td>2047</td>
<td>99.910</td>
<td>4.080</td>
<td>95.92%</td>
</tr>
<tr>
<td>4095</td>
<td>201.750</td>
<td>7.260</td>
<td>96.40%</td>
</tr>
</tbody>
</table>

Table 3: Results on a 32 bits architecture of the execution of the benchmark with C and SSE2 implementations for a Core i5 3570k and compiled with gcc 4.7
Although the 3570k is running at a higher frequency than the 4570, we can see that it takes more time to the 3570k to complete the benchmark.

More results for different processor architectures can be found on this page: http://www.info.univ-angers.fr/pub/richer/ensl3i_crs6.php#parcimonie.

2.3 Use of Intel compiler on Haswell

2.3.1 vectorization

The Fitch function on figure 2 can be compiled quite efficiently with icpc, the Intel C++ compiler. We used the version 13.1.1 of icpc which is compatible with gcc version 4.7.0. For example by using assume directives we can tell the compiler that data are aligned on a 32 byte memory boundary in order for the compiler to use ymm registers.

```c
#include <stdint.h>

uint32_t parsimony(uint8_t *x, uint8_t *y, uint8_t *z, uint32_t size) {
  assume_aligned(x, 32);
  assume_aligned(y, 32);
  assume_aligned(z, 32);

  #pragma simd
  for (i=0; i<size; ++i) {
    // code of Fitch function
  }
}
```

Figure 4: Fitch Parsimony function with Intel icpc directives

The function is compiled with -O3 -xCORE-AVX2 flags. The pragma directive can also be used to provide implementation-defined information to the compiler: the pragma simd directive tells the compiler to enforce vectorization of loops. The execution times show an important improvement of the C implementation but for small sizes (see table 4, column icpc1). We could also use the pragma directive with simd vectorlength(32) to tell that we want to treat 32 bytes at a time. This information decreases the execution time (column icpc2 of table 4) compared to icpc1 for a size of vector greater than 1023.

<table>
<thead>
<tr>
<th>size</th>
<th>icpc1 (s)</th>
<th>icpc2 (s)</th>
<th>avx2 (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>127</td>
<td>0.550</td>
<td>1.200</td>
<td>0.770</td>
</tr>
<tr>
<td>255</td>
<td>0.860</td>
<td>1.340</td>
<td>0.850</td>
</tr>
<tr>
<td>511</td>
<td>1.430</td>
<td>2.040</td>
<td>1.030</td>
</tr>
<tr>
<td>1023</td>
<td>2.520</td>
<td>2.920</td>
<td>1.400</td>
</tr>
<tr>
<td>2047</td>
<td>4.640</td>
<td>4.620</td>
<td>2.140</td>
</tr>
<tr>
<td>4095</td>
<td>8.940</td>
<td>7.960</td>
<td>3.890</td>
</tr>
</tbody>
</table>

Table 4: Results on a 32 bits architecture of a Core i5 4570 when compiled with icpc and vectorization directives

2.3.2 profile-guided optimization

PGO (for Profile-Guided Optimization) tells the compiler which areas of an application are most frequently executed. The compiler is then able to use feedback from a previous compilation to be more selective in optimizing the application. PGO with Intel icpc gave interesting results (see table 5) for the code of figure 2:
<table>
<thead>
<tr>
<th>size</th>
<th>pgo (s)</th>
<th>avx2 (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>127</td>
<td>0.790</td>
<td>0.820</td>
</tr>
<tr>
<td>255</td>
<td>1.010</td>
<td>0.920</td>
</tr>
<tr>
<td>511</td>
<td>1.500</td>
<td>1.170</td>
</tr>
<tr>
<td>1023</td>
<td>2.520</td>
<td>1.460</td>
</tr>
<tr>
<td>2047</td>
<td>4.400</td>
<td>2.240</td>
</tr>
<tr>
<td>4095</td>
<td>8.030</td>
<td>3.940</td>
</tr>
</tbody>
</table>

Table 5: Results on a 32 bits architecture of a Core i5 4570 when compiled with icpc and PGO directives

2.4 Use of GNU C compiler on Haswell

It was not possible to vectorize the code with gcc 4.7.0 although I have used some directives related to auto vectorization of the code. So I have decided to use *intrinsics* functions which are functions available for use in a given programming language whose implementation is handled specially by the compiler. The most efficient function uses AVX2 intrinsics (see figure 5).

```c
uint32_t parsimony_intrinsics3(uint8_t *x, uint8_t *y, uint8_t *z, uint32_t size) {
    uint32_t i, changes=0;

    m256i x, y, x_and_y, x_or_y, zero, cmp;
    zero = mm256_set_epi8(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0);
    for (i = 0; i < (size & (-31)); i+=32) {
        x = mm256_load_si256((m256i *) &x[i]);
        y = mm256_load_si256((m256i *) &y[i]);
        x_and_y = mm256_and_si256(x, y);
        x_or_y = mm256_or_si256(x, y);
        cmp = mm256_cmpze_epi8(zero, x_and_y);
        uint32_t r = mm256_maskmovemask_epi8(cmp);
        changes += mm_popcnt_u32(r);
        x = mm256_blendv_epi8(x_and_y, x_or_y, cmp);
        mm256_store_si256((m256i *) &z[i], x);
    }
    for ( ; i<size; ++i) {
        z[i] = x[i] & y[i];
        if (z[i] == 0) {
            z[i] = x[i] | y[i];
            ++changes;
        }
    }
    return changes;
}
```

Figure 5: Fitch Parsimony function with intrinsics

Results are reported on table 6 for a 32 bits architecture and on table 7 for a 64 bits architecture. The AVX2 intrinsics version is close to hand-coded AVX2 version.
### Table 6: Results on a 32 bits architecture of a Core i5 4570 when compiled with gcc and use of intrinsics

<table>
<thead>
<tr>
<th>size</th>
<th>intrinsics sse2 (s)</th>
<th>intrinsics avx2 (s)</th>
<th>avx2 (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>127</td>
<td>0.440</td>
<td>0.750</td>
<td>0.820</td>
</tr>
<tr>
<td>255</td>
<td>0.590</td>
<td>0.900</td>
<td>0.860</td>
</tr>
<tr>
<td>511</td>
<td>0.970</td>
<td>1.130</td>
<td>1.100</td>
</tr>
<tr>
<td>1023</td>
<td>1.680</td>
<td>1.580</td>
<td>1.440</td>
</tr>
<tr>
<td>2047</td>
<td>3.250</td>
<td>2.510</td>
<td>2.300</td>
</tr>
<tr>
<td>4095</td>
<td>6.190</td>
<td>4.610</td>
<td>4.010</td>
</tr>
</tbody>
</table>

### Table 7: Results on a 64 bits architecture of a Core i5 4570 when compiled with gcc and use of intrinsics

<table>
<thead>
<tr>
<th>size</th>
<th>intrinsics sse2 (s)</th>
<th>intrinsics avx2 (s)</th>
<th>avx2 (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>127</td>
<td>0.380</td>
<td>0.500</td>
<td>0.560</td>
</tr>
<tr>
<td>255</td>
<td>0.560</td>
<td>0.560</td>
<td>0.630</td>
</tr>
<tr>
<td>511</td>
<td>0.950</td>
<td>0.800</td>
<td>0.810</td>
</tr>
<tr>
<td>1023</td>
<td>1.740</td>
<td>1.240</td>
<td>1.220</td>
</tr>
<tr>
<td>2047</td>
<td>3.330</td>
<td>2.210</td>
<td>1.960</td>
</tr>
<tr>
<td>4095</td>
<td>6.960</td>
<td>4.670</td>
<td>3.960</td>
</tr>
</tbody>
</table>

### 3 Conclusion

In this article we have introduced an implementation improvement which relies on the capabilities of modern processors to vectorize data treatments. We think that it would be worth to implement those techniques into existing softwares that try to solve Maximum Parsimony with the Fitch criterion. However the AVX2 instruction set does not improve significantly the execution time compared to its SSE2 version, but the assembler hand-coded versions of the Fitch function are generally more efficient than the ones generated by compilers especially for sequences of size greater than 1023.